

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/824,709	09/824,709 04/04/2001		Hideki Kabune	1-129	1768
23400	7590	05/14/2004	EXAMINER		
POSZ & BI		•	YANCHUS III, PAUL B		
11250 ROGI	ER BACC	N DRIVE	ART UNIT	PAPER NUMBER .	
SUITE 10				AKI ONII	FAFER NOMBER .
RESTON, V	/A 2019	0	2116	5	
				DATE MAILED: 05/14/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

					Λ			
		Application	No.	Applicant(s)				
•	Office Action Commence	09/824,709		KABUNE ET AL.	<b>3</b> -			
	Office Action Summary	Examiner		Art Unit				
		Paul B Yanch		2116				
Period fe	The MAILING DATE of this communication reply	n appears on the co	ver sheet with the c	correspondence addi	'ess			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communicati p period for reply specified above is less than thirty (30) days o period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ION. FR 1.136(a). In no event, on. , a reply within the statutory period will apply and will ex statute, cause the applicat	however, may a reply be tin minimum of thirty (30) day pire SIX (6) MONTHS from ton to become ABANDONE	nely filed s will be considered timely. the mailing date of this com D (35 U.S.C. § 133).	munication.			
Status								
1)⊠	Responsive to communication(s) filed on	27 April 2004						
′=		This action is non-	final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)⊠ 5)□ 6)⊠ 7)□	Claim(s) <u>1-3 and 6</u> is/are pending in the a 4a) Of the above claim(s) is/are wit Claim(s) is/are allowed. Claim(s) <u>1-3 and 6</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction a	thdrawn from consi						
Applicat	ion Papers							
10)⊠	The specification is objected to by the Example The drawing(s) filed on <u>04 April 2001</u> is/ar Applicant may not request that any objection to Replacement drawing sheet(s) including the country The oath or declaration is objected to by the	e: a)⊠ accepted of the drawing(s) be the orrection is required	eld in abeyance. See f the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR	• •			
Priority (	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim for fo  All b) Some * c) None of:  1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International B See the attached detailed Office action for	ments have been r ments have been r e priority documents cureau (PCT Rule 1	eceived. eceived in Applicati s have been receive 7.2(a)).	ion No ed in this National S	tage			
2)  Notice 3) Infor	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S or No(s)/Mail Date	8) 8B/08) 5)	Interview Summary Paper No(s)/Mail Da Notice of Informal F		152)			

Application/Control Number: 09/824,709

Art Unit: 2116

### **DETAILED ACTION**

#### Election/Restrictions

Applicant's election without traverse of claims 1, 2, 3 and 6 in Paper No. 4 is acknowledged.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 2 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamasaki et al., US Patent no. 5,339,446, in view of Nakajima, US Patent no. 5,721,887.

Regarding claims 1 and 6, Yamasaki et al. teaches an electronic control apparatus comprising:

a plurality of power source circuits [POWER OUTPUT in Figure 1] providing a plurality of power sources of a plurality of different voltages [outputs of power supply section, column 3, lines 5-10]; and

a microcomputer [COMPUTER SYSTEM in Figure 1], wherein any one of the plurality of power sources is used as a power source of the microcomputer [POWER OUTPUT in Figure 1 and column 3, lines 60-67].

Application/Control Number: 09/824,709

Art Unit: 2116

Yamasaki et al. also teaches detecting if any one of the plurality of power sources is not set to a voltage in respective specified ranges by checking whether the plurality of power sources are respectively set to the voltages in the specified ranges [column 3, lines 17-25].

Yamasaki et al. teaches stopping the power supply when it is detected that any of the power sources output a voltage that is outside of a normal range [column 3, lines 17-25], but does not explicitly teach resetting the microcomputer when a voltage abnormality is detected. Nakajima teaches detecting when a voltage supplied to a microcomputer falls below a normal level and resets the microcomputer if the voltage remains below a normal level for a predetermined period of time [column 2, lines 16-57].

It would have been obvious to one of ordinary skill in the art to incorporate Nakajima's teaching of resetting a microcomputer when the supplied voltage is outside of a normal range into the microcomputer taught by Yamasaki et al. because it would prevent erroneous operation of programs executed by the microcomputer [Nakajima, column 2, lines 45-55].

Regarding claim 2, Yamasaki et al. teaches that the power source circuits have a first power output circuit outputting a first voltage [+12 V] that is applied to a peripheral circuit [RS232C port, column 3, lines 45-67], and a second power output circuit outputting a second voltage [+5 V] that is lower than the first voltage and applied to the reset control unit, the oscillation circuit and the CPU [computer system, column 3, lines 45-67]. Yamasaki et al. does not explicitly show an analog-digital converting unit, a reset control circuit and an oscillation circuit, but it is well known in the art that conventional computer systems have an analog-digital converting unit, a reset control unit to reset the CPU and an oscillation circuit to provide a clocking signal to the CPU.

Application/Control Number: 09/824,709

Art Unit: 2116

Yamasaki et al. and Nakajima, as described above, teach detecting if any one of the plurality of power sources is not set to a voltage in respective specified ranges and resetting the microcomputer if one of the power sources is not set to a voltage in the respective specified ranges.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamasaki et al., US Patent no. 5,339,446 and Nakajima, US Patent no. 5,721,887, in view of Carter, US Patent no. 6,298,449.

Yamasaki et al. and Nakajima, as described above, teach detecting if any one of the plurality of power sources is not set to a voltage in respective specified ranges and resetting the microcomputer if one of the power sources is not set to a voltage in the respective specified ranges. Yamasaki et al. and Nakajima do not explicitly teach detecting if any of the plurality of power sources is not set to a current in respective specified ranges. Carter teaches detecting if current being input to a computer deviates from a predetermined range [column 5, lines 20-43, column 6, lines 8-23 and column 9, lines 14-16].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Yamasaki et al. and Nakajima with the teachings of Carter. According to Carter, abnormal current levels can be a strong indication of a computer failure [column 5, lines 25-27].

Detecting abnormal current levels in addition to abnormal voltage levels in a computer system provides an extra level of fault detection to which leads to improved system reliability.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Sommer, US Patent no. 5,303,143, teaches monitoring a current source.

McCarten et al., US Patent no. 6,559,812, teaches resetting a computer system if the supply voltage drops below an acceptable level.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul B Yanchus whose telephone number is (703) 305-8022. The examiner can normally be reached on Mon-Thurs 8:00-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H Browne can be reached on (703) 308-1159. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Paul Yanchus May 12, 2004

REHANA PERVEEN
PRIMARY EXAMINER